CprE 488 – Embedded Systems Design

Lecture 3 – Processors and Memory

Joseph Zambreno Electrical and Computer Engineering Iowa State University


www.ece.iastate.edu/~zambreno

rcl.ece.iastate.edu

Although computer memory is no longer expensive, there's always a finite size buffer somewhere. – Benoit Mandelbrot

Flynn's (Updated) Taxonomy

• AKA the "alphabet soup" of computer architecture



Zambreno, Spring 2017 © ISU

CprE 488 (Processors and Memory)

This Week's Topic

- Embedded processor design tradeoffs
- ISA and programming models
- Memory system mechanics
- Case studies:
 - ARM v7 CPUs (RISC)
 - TI C55x DSPs (CISC)
 - -TI C64C (VLIW)
- Reading: Wolf chapters 2, 3.5

ARM Architecture Revisions

| | | | :N |
|---|---|--|--|
| v4 | v5 | v6 | v7 > |
| Halfword and signed halfword / byte support System mode Thumb instruction set (v4T) | Improved interworking CLZ Saturated arithmetic DSP MAC instructions Extensions: Jazelle (5TEJ) | SIMD Instructions Multi-processing v6 Memory architecture Unaligned data support Extensions: Thumb-2 (6T2) TrustZone® (6Z) Multicore (6K) Thumb only (6-M) | Thumb-2 Architecture Profiles 7-A - Applications 7-R - Real-time 7-M - Microcontroller |

- Note that implementations of the same architecture can be different
 - Cortex-A8 architecture v7-A, with a 13-stage pipeline
 - Cortex-A9 architecture v7-A, with an 8-stage pipeline

Zambreno, Spring 2017 © ISU

Data Sizes and Instruction Sets

- ARM is a 32-bit load / store RISC architecture
 - The only memory accesses allowed are loads and stores
 - Most internal registers are 32 bits wide
- ARM cores implement two basic instruction sets
 - ARM instruction set instructions are all 32 bits long
 - Thumb instruction set instructions are a mix of 16 and 32 bits
 - Thumb-2 technology added many extra 32- and 16-bit instructions to the original 16-bit Thumb instruction set
- Depending on the core, may also implement other instruction sets
 - VFP instruction set 32 bit (vector) floating point instructions
 - NEON instruction set 32 bit SIMD instructions
 - Jazelle-DBX provides acceleration for Java VMs (with additional software support)
 - Jazelle-RCT provides support for interpreted languages


The ARM Register Set

| User mode | IRQ | FIQ | Undef | Abort | SVC |
|---|----------|---|--|---|-----------|
| r0 r1 r2 r3 r4 r5 | | | long A subset of the | registers, all ese registers is | |
| r6 r7 r8 r9 r10 r11 r12 r13 (sp) | r13 (sp) | r8 r9 r10 r11 r12 r13 (sp) | each mode Note: System register set. | mode uses the | User mode |
| r14 (lr) r15 (pc) cpsr | r14 (lr) | r14 (lr) spsr | r14 (lr) spsr | r14 (lr) spsr | r14 (lr) |
| · Current mode | •••••• | Ban | ked out register | S | |

Zambreno, Spring 2017 © ISU

CprE 488 (Processors and Memory)

Program Status Registers



- Condition code flags
 - N = Negative result from ALU
 - Z = Zero result from ALU
 - C = ALU operation Carried out
 - V = ALU operation oVerflowed
- Sticky Overflow flag Q flag
 - Architecture 5TE/J only
 - Indicates if saturation has occurred
- J bit
 - Architecture 5TEJ only
 - J = 1: Processor in Jazelle state

- Interrupt Disable bits.
 - I = 1: Disables the IRQ.
 - F = 1: Disables the FIQ.
- T Bit
 - Architecture xT only
 - T = 0: Processor in ARM state
 - T = 1: Processor in Thumb state
- Mode bits
 - Specify the processor mode

Conditional Execution and Flags

- ARM instructions can be made to execute conditionally by postfixing them with the appropriate condition code field.
 - This improves code density *and* performance by reducing the number of forward branch instructions.


| CMP | r3,#0 | |
|------|----------|--|
| BEQ | skip | |
| ADD | r0,r1,r2 | |
| skip | ← | |

CMP r3,#0 ADDNE r0,r1,r2

Lect-03.8

• By default, data processing instructions do not affect the condition code flags but the flags can be optionally set by using "S". CMP does not need "S".

loop




Condition Codes

- The possible condition codes are listed below
 - Note AL is the default and does not need to be specified

| Suffix | Description | Flags tested |
|--------|-------------------------|--------------|
| EQ | Equal | Z=1 |
| NE | Not equal | Z=0 |
| CS/HS | Unsigned higher or same | C=1 |
| CC/LO | Unsigned lower | C=0 |
| MI | Minus | N=1 |
| PL | Positive or Zero | N=0 |
| VS | Overflow | V=1 |
| VC | No overflow | V=0 |
| HI | Unsigned higher | C=1 & Z=0 |
| LS | Unsigned lower or same | C=0 or Z=1 |
| GE | Greater or equal | N=V |
| LT | Less than | N!=V |
| GT | Greater than | Z=0 & N=V |
| LE | Less than or equal | Z=1 or N=!V |
| AL | Always | |

Zambreno, Spring 2017 © ISU

Conditional Execution Examples



- 5 instructions
- 5 words
- 5 or 6 cycles

- 3 instructions
- 3 words
- 3 cycles


Data Processing Instructions

- Consist of :
 - Arithmetic: ADD ADC SUB SBC RSB RSC
 - Logical: AND ORR EOR BIC
 - Comparisons: CMP CMN TST TEQ
 - Data movement: MOV MVN
- These instructions only work on registers, NOT memory
- Syntax:

<Operation>{<cond>}{S} Rd, Rn, Operand2

- Comparisons set flags only they do not specify Rd
- Data movement does not specify Rn
- Second operand is sent to the ALU via barrel shifter.

Using a Barrel Shifter



Zambreno, Spring 2017 © ISU

Data Processing Exercise


1. How would you load the two's complement representation of -1 into Register 3 using one instruction?

2. Implement an ABS (absolute value) function for a registered value using only two instructions

3. Multiply a number by 35, guaranteeing that it executes in 2 core clock cycles

Immediate Constants

- No ARM instruction can contain a 32 bit immediate constant
 - All ARM instructions are fixed as 32 bits long
- The data processing instruction format has 12 bits available for operand2



Quick Quiz: 0xe3a004ff MOV r0, #???

- 4 bit rotate value (0-15) is multiplied by two to give range 0-30 in steps of 2
- Rule to remember is

"8-bits rotated right by an even number of bit positions"

Zambreno, Spring 2017 © ISU

Single Register Data Transfer

| LDR | STR | Word |
|-------|------|----------------------|
| LDRB | STRB | Byte |
| LDRH | STRH | Halfword |
| LDRSB | | Signed byte load |
| LDRSH | | Signed halfword load |

- Memory system must support all access sizes
- Syntax:
 - LDR{<cond>}{<size>} Rd, <address>
 - STR{<cond>}{<size>} Rd, <address>

e.g. LDREQB

Zambreno, Spring 2017 © ISU

Address Accessed

- Address accessed by LDR/STR is specified by a base register with an offset
- For word and unsigned byte accesses, offset can be:
 - An unsigned 12-bit immediate value (i.e. 0 4095 bytes)
 LDR r0, [r1, #8]
 - A register, optionally shifted by an immediate value LDR r0, [r1, r2] LDR r0, [r1, r2, LSL#2]
- This can be either added or subtracted from the base register: LDR r0, [r1, #-8] LDR r0, [r1, -r2, LSL#2]
- For halfword and signed halfword / byte, offset can be:
 - An unsigned 8 bit immediate value (i.e. 0 255 bytes)
 - A register (unshifted)
- Choice of *pre-indexed* or *post-indexed* addressing
- Choice of whether to update the base pointer (pre-indexed only)
 LDR r0, [r1, #-8]!

Load/Store Exercise

Assume an array of 25 words. A compiler associates y with r1. Assume that the base address for the array is located in r2. Translate this C statement/assignment using just three instructions:

array[10] = array[5] + y;

Multiply and Divide


- There are 2 classes of multiply producing 32-bit and 64-bit results
- 32-bit versions on an ARM7TDMI will execute in 2 5 cycles

- MUL r0, r1, r2 ; r0 = r1 * r2 - MLA r0, r1, r2, r3 ; r0 = (r1 * r2) + r3

- 64-bit multiply instructions offer both signed and unsigned versions
 For these instruction there are 2 destination registers
 - [U|S]MULL r4, r5, r2, r3 ; r5:r4 = r2 * r3
 - [U|S]MLAL r4, r5, r2, r3; r5:r4 = (r2 * r3) + r5:r4
- Most ARM cores do not offer integer divide instructions
 - Division operations will be performed by C library routines or inline shifts

Branch Instructions

- Branch : B{<cond>} label
- Branch with Link : BL{<cond>} subroutine_label




- The processor core shifts the offset field left by 2 positions, sign-extends it and adds it to the PC
 - $-\pm$ 32 Mbyte range
 - How to perform longer branches?

ARM Pipeline Evolution

ARM7TDMI

| Instruction | Thumb→ARM | ARM decode | Reg | Shift | ALU | Reg Write |
|-------------|------------|------------|------|-------|------|--------------|
| Fetch | decompress | Reg Select | Read | | | write |
| FETCH | DEC | ODE | | EXEC | CUTE | |

ARM9TDMI



Zambreno, Spring 2017 © ISU

ARM Pipeline Evolution (cont.)

ARM10

| Branch Prediction | ARM or Thumb Instruction | Reg Read Shift + ALU | | Memory Access | Reg Write |
|----------------------|--------------------------------|----------------------|----------|------------------|--------------|
| Instruction Fetch | Decode | | Multiply | Multiply Add | White |
| FETCH | ISSUE | DECODE | EXECUTE | MEMORY | WRITE |


ARM11

| | | | | Shift | ALU | Saturate | |
|------------|------------|--------|-------|----------|--------------------|--------------------|---------------|
| Fetch 1 | Fetch 2 | Decode | Issue | MAC 1 | MAC 2 | MAC 3 | Write back |
| | | | | Address | Data Cache 1 | Data Cache 2 | |

Zambreno, Spring 2017 © ISU

CprE 488 (Processors and Memory)

ARM Pipeline Evolution (cont.)




Zambreno, Spring 2017 © ISU

CprE 488 (Processors and Memory)

What is NEON?

- NEON is a wide SIMD data processing architecture
 - Extension of the ARM instruction set (v7-A)
 - 32 x 64-bit wide registers (can also be used as 16 x 128-bit wide registers)




- NEON instructions perform "Packed SIMD" processing
 - Registers are considered as vectors of elements of the same data type
 - Data types available: signed/unsigned 8-bit, 16-bit, 32-bit, 64-bit, single prec. float
 - Instructions usually perform the same operation in all **lanes**

Zambreno, Spring 2017 © ISU

NEON Coprocessor Registers

- NEON has a 256-byte register file
 - Separate from the core registers (r0-r15)
 - Extension to the VFPv2 register file (VFPv3)
- Two different views of the NEON registers
 - 32 x 64-bit registers (D0-D31)
 - 16 x 128-bit registers (Q0-Q15)




- Enables register trade-offs
 - Vector length can be variable
 - Different registers available

Zambreno, Spring 2017 © ISU

NEON Vectorizing Example


How does the compiler perform vectorization?



- 1. Analyze each loop:
 - Are pointer accesses safe for vectorization?
 - What data types are being used? How do they map onto NEON vector registers?
 - Number of loop iterations
- 3. Map each unrolled operation onto a NEON vector lane, and generate corresponding NEON instructions

 Unroll the loop to the appropriate number of iterations, and perform other transformations like pointerization
 void add int(int *pa, int *pb,

```
unsigned n, int x)
```



Lect-03.25

Zambreno, Spring 2017 © ISU

CprE 488 (Processors and Memory)

Processor Memory Map

EOOF FFFF **ROM Table** EOOF FOOO FFFF_FFFF **UNUSED System** 512MB E004 2000 **(XN) ETM** E000_0000 E004 1000 TPIU E004 0000 **External** 1GB Peripheral E003 FFFF RESERVED E000 F000 A000 0000 **NVIC** E000 E000 RESERVED E000 3000 External SRAM **FPB** 1 GB E000 2000 DWT E000 1000 ITM E000 0000 6000_0000 **Internal Private Peripheral Bus** Peripheral 512MB 4000_0000 SRAM 512MB 2000_0000

External Private Peripheral Bus

Zambreno, Spring 2017 © ISU

CprE 488 (Processors and Memory)


Code

512MB

Lect-03.26

0000_0000


L1 and L2 Caches



- Typical memory system can have multiple levels of cache
 - Level 1 memory system typically consists of L1-caches, MMU/MPU and TCMs
 - Level 2 memory system (and beyond) depends on the system design
- Memory attributes determine cache behavior at different levels
 - Controlled by the MMU/MPU (discussed later)
 - Inner Cacheable attributes define memory access behavior in the L1 memory system
 - Outer Cacheable attributes define memory access behavior in the L2 memory system (if external) and beyond (as signals on the bus)
- Before caches can be used, software setup must be performed

Example 32KB ARM cache

Address




Zambreno, Spring 2017 © ISU

CprE 488 (Processors and Memory)

Cortex MPCore Processors

- Standard Cortex cores, with additional logic to support MPCore


 Available as 1-4 CPU variants
- Include integrated
 - Interrupt controller
 - Snoop Control Unit (SCU)
 - Timers and Watchdogs



CprE 488 (Processors and Memory)

Snoop Control Unit

- The Snoop Control Unit (SCU) maintains coherency between L1 data caches
 - Duplicated Tag RAMs keep track of what data is allocated in each CPU's cache
 - Separate interfaces into L1 data caches for coherency maintenance
 - Arbitrates accesses to L2 AXI master interface(s), for both instructions and data
- Optionally, can use address filtering
 - Directing accesses to configured memory range to AXI Master port 1




Zambreno, Spring 2017 © ISU

CprE 488 (Processors and Memory)

Scratchpad Memory

- Scratch pad is managed by software, not hardware
 - Provides predictable access time
 - Requires values to be allocated
- Use standard read/write instructions to access scratch pad




Zambreno, Spring 2017 © ISU

Digital Signal Processors

- First DSP was AT&T DSP16:
 - Hardware multiply-accumulate unit
 - Harvard architecture
- Today, DSP is often used as a marketing term
- Ex: TI C55x DSPs:
 - 40-bit arithmetic unit (32-bit values with 8 guard bits)
 - Barrel shifter
 - 17 x 17 multiplier
 - Comparison unit for Viterbi encoding/decoding
 - Single-cycle exponent encoder for wide-dynamic-range arithmetic
 - Two address generators

TI C55x Microarchitecture



Zambreno, Spring 2017 © ISU

TI C55x Overview

- Accumulator architecture:
 - acc = operand op acc.
 - Very useful in loops for DSP.
- C55x assembly language: MPY *AR0, *CDP+, AC0 Label: MOV #1, T0
- C55x algebraic assembly language: AC1 = AR0 * coef(*CDP)

Intrinsic Functions

- Compiler support for assembly language
- Intrinsic function maps directly onto an instruction
- Example:
 - int_sadd(arg1,arg2)
 - Performs saturation arithmetic addition

C55x Registers

- Terminology:
 - Register: any type of register
 - Accumulator: acc = operand op ac
- Most registers are memory-mapped
- Control-flow registers:
 - PC is program counter
 - XPC is program counter extension
 - RETA is subroutine return address

C55x Accumulators and Status Registers

- Four 40-bit accumulators: AC0, AC1, AC2, and AC3
 - Low-order bits 0-15 are AC0L, etc
 - High-order bits 16-31 are AC0H, etc
 - Guard bits 32-39 are AC0G, etc
- ST0, ST1, PMST, ST0_55, ST1_55, ST2_55, ST3_55 provide arithmetic/bit manipulation flags, etc

C55x Auxiliary Registers

- AR0-AR7 are auxiliary registers
- CDP points to coefficients for polynomial evaluation instructions
 - CDPH is main data page pointer
- BK47 is used for circular buffer operations along with AR4-7
- BK03 addresses circular buffers
- BKC is size register for CDP

C55x Memory Map

- 24-bit address space, 16 MB of memory
- Data, program, I/O all mapped to same physical memory
- Addressability:
 - Program space address is 24 bits
 - Data space is 23 bits
 - I/O address is 16 bits

| memory mapped registers |
|-------------------------|
| main data page 1 |
| main data page 2 |
| |
| |
| |
| main data page 127 |

C55x Addressing Modes

- Three addressing modes:
 - Absolute addressing supplies an address in an instruction
 - Direct addressing supplies an offset
 - Indirect addressing uses a register as a pointer

C55x Data Operations

- MOV moves data between registers and memory:
 MOV src, dst
- Varieties of ADDs:
 - ADD src,dst
 - ADD dual(LMEM),ACx,ACy
- Multiplication:
 - MPY src,dst
 - MAC AC,TX,ACy

C55x Control Flow

- Unconditional branch:
 - B ACx
 - B label
- Conditional branch:
 BCC label, cond
- Loops:
 - Single-instruction repeat
 - Block repeat

Efficient Loops

- General rules:
 - Don't use function calls
 - Keep loop body small to enable local repeat (only forward branches)
 - Use unsigned integer for loop counter
 - Use <= to test loop counter</p>
 - Make use of compiler---global optimization, software pipelining

Single-Instruction Loop Example

STM #4000h,AR2 ; load pointer to source STM #100h,AR3 ; load pointer to destination RPT #(1024-1) MVDD *AR2+,*AR3+ ; move

C55x subroutines

- Unconditional subroutine call:
 CALL target
- Conditional subroutine call:
 - CALLCC adrs,cond
- Two types of return:
 - Fast return gives return address and loop context in registers.
 - Slow return puts return address/loop on stack.

Acknowledgments

- These slides are inspired in part by material developed and copyright by:
 - Marilyn Wolf (Georgia Tech)
 - Steve Furber (University of Manchester)
 - William Stallings
 - ARM University Program